Amendments to the Claims

A complete set of the existing claims are set forth below, with the amended claims showing deletions (bold double brackets) and insertions (underline).

- (Currently amended) A two-transistor DRAM cell [[comprising]]consisting: an NMOS device with a first gate;
 - a PMOS device with a second gate, the PMOS device coupled to the NMOS device; and
 - a storage node coupled to the second [[gates]]gate.
- 2. (Previously presented) The two-transistor DRAM cell of claim 1, wherein the storage node is defined between the PMOS device and the NMOS device, the storage node having a voltage that converges to Vhigh, where Vhigh is greater than Vcc/2.
- 3. (Currently amended) The two-transistor DRAM cell of claim 1, [[further comprising:]]wherein

[[an n-channel (NMOS)]] the PMOS device is coupled between the read bit line and the read word line; and

[[a p-channel (PMOS)]] the NMOS device is coupled to the [[NMOS]]-PMOS device so as to define a storage node therebetween.

- 4.-10. (Cancelled)
- 11. (Currently amended) A two-transistor DRAM cell [[comprising]]consisting:
 - a read bit line;
 - a write bit line:
 - a read word line;
 - a write word line;
- a p-channel (PMOS) device coupled between the read bit lire and the read word line; and

an n-channel (NMOS) device coupled between the write bit line and a gate region of the PMOS device so as to form a storage node therebetween.

- 12. (Original) The DRAM cell of claim 11, wherein the NMOS device comprises a gate region coupled to the write word line.
- 13. (Original) The DRAM cell of claim 11, wherein the NMOS device is coupled to the write word line.
- 14. (Original) The DRAM cell of claim 13, wherein the write word line is pulled from a logic low voltage to a logic high voltage to write data into the DRAM cell.
- 15. (Original) The DRAM cell of claim 13, wherein the read word line, the read bit line and the write word line are held at a logic low voltage to hold data within the DRAM cell.
- 16. (Original) The DRAM cell of claim 13, wherein the data written into the DRAM cell corresponds to the voltage level of the write bit line.
- 17. (Original) The DRAM cell of claim 11, wherein a voltage level of the storage node converges to logic high due to edge leakage current.
- 18. (Cancelled)
- 19. (Cancelled)
- 20. (Cancelled)
- (Currently amended) A system comprising:
 an integrated circuit (IC); and

memory coupled to the IC, the memory including at least one two-transistor DRAM cell [[having]]consisting

an NMOS device with a first gate;

a PMOS device with a second gate, the PMOS device coupled to the NMOS device; and

a storage node coupled to the second [[gates]]gate.

- 22. (Original) The system according to claim 21, wherein the IC comprises a central processing unit, and at least one input/output module coupled to the central processor unit.
- 23. (Original) The system of claim 21, wherein the memory is coupled to the IC via the communication channel.